UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.		
10/724,534	11/26/2003	Dean A. Klein	MTIPAT.024DV4	1855		
	7590 10/01/200 RTENS OLSON & BE	EXAMINER				
2040 MAIN ST		LEE, CHUN KUAN				
FOURTEENTH FLOOR IRVINE, CA 92614			ART UNIT	PAPER NUMBER		
				2181		
	•					
			NOTIFICATION DATE	DELIVERY MODE		
•			10/01/2007	ELECTRONIC		

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

jcartee@kmob.com eOAPilot@kmob.com

	Application No.	Applicant(s)				
	10/724,534	KLEIN, DEAN A.				
Office Action Summary	Examiner	Art Unit				
	Chun-Kuan (Mike) Lee	2181				
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply						
A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING DA - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period w - Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be tim viil apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE	. the mailing date of this communication. (35 U.S.C. § 133).				
Status		•				
1) Responsive to communication(s) filed on <u>03 Au</u>	igust 2007.					
, —	∑ This action is FINAL. 2b) This action is non-final.					
	3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is					
closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.						
Disposition of Claims						
4) Claim(s) <u>1-6,8-20,31,33,37-40,42-44,50 and 51</u> is/are pending in the application.						
4a) Of the above claim(s) is/are withdrawn from consideration.						
5) Claim(s) is/are allowed.						
6)⊠ Claim(s) <u>1-6,8-20,31,33,37-40,42-44,50 and 51</u> is/are rejected.						
7) Claim(s) is/are objected to.						
8) Claim(s) are subject to restriction and/or	r election requirement.					
Application Papers						
9) The specification is objected to by the Examine	r.					
10)⊠ The drawing(s) filed on <u>26 November 2003</u> is/are: a)⊠ accepted or b) objected to by the Examiner.						
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).						
11) The oath or declaration is objected to by the Ex	aminer. Note the attached Office	Action of form PTO-152.				
Priority under 35 U.S.C. § 119						
12) ☐ Acknowledgment is made of a claim for foreign a) ☐ All b) ☐ Some * c) ☐ None of:	priority under 35 U.S.C. § 119(a))-(d) or (f).				
1. Certified copies of the priority documents have been received.						
2. Certified copies of the priority documents have been received in Application No						
3. Copies of the certified copies of the prior		ed in this National Stage				
application from the International Bureau						
* See the attached detailed Office action for a list of the certified copies not received.						
Attachment(s)						
Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-948)	4) Interview Summary Paper No(s)/Mail Da					
3) Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date	5) Notice of Informal P					

DETAILED ACTION

RESPONSE TO ARGUMENTS

1. Applicant's arguments with respect to claims 1-6, 8-20, 31, 33, 37-40, 42-44 and 50-51 have been considered but are moot in view of the new ground(s) of rejection.

Currently, claims 7, 21-30, 32, 34-36, 41 and 45-49 are canceled and 1-6, 8-20, 31, 33, 37-40, 42-44 and 50-51 are pending for examination.

I. INFORMATION CONCERNING OATH/DECLARATION

Oath/Declaration

2. The applicant's oath/declaration has been reviewed by the examiner and is found to conform to the requirements prescribed in **37 C.F.R. 1.63**.

II. INFORMATION CONCERNING DRAWINGS

Drawings

3. The applicant's drawings submitted are acceptable for examination purposes.

III. REJECTIONS BASED ON PRIOR ART

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the

Art Unit: 2181

invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

- 4. Claims 1-4, 8-9, 11-16, 18-20, 31, 33, 37, 39-40, 43-44 and 50-51 are rejected under 35 U.S.C. 103(a) as being unpatentable over <u>Hsu et al.</u> (US Patent 5,948,100) in view of <u>Simcoe</u> (US Patent 6,000,008) and <u>Kyker et al.</u> (US Patent 6,594,734).
- 5. As per claims 1 and 12, <u>Hsu</u> teaches a method of performing a cache search operation within a digital processing system, searching a string of data for a match with a data string, the method comprising:

routing a series of assembly instructions to a processor (Fig. 8, ref. 100) having a first execution circuit (general execution circuit) (execution circuit 130 of Fig. 8) for executing arithmetic and logic instructions (Fig. 8 and col. 11, I. 40 to col. 12, I. 10), as the interrupt is received from a interrupt controller and is then forwarded to the execution unit (Fig. 8, ref. 130);

analyzing the series of assembly instructions (e.g. interrupt comprising the STA (program start address)) to detect a search instruction to perform a search operation, the search instruction comprising a data string (e.g. TAG) and a starting address (e.g. SET) for the search operation (Fig. 8-9, 14; col. 22, I. 31 to col. 23, I. 48 and col. 25, I. 61 to col. 26, I. 8), wherein the received interrupt inherently incur the search utilizing the search address (SA) = STA, wherein SA comprises the TAG data and the SET starting address (Fig. 9) and the search operation is perform by the branch target buffer (BTB 200 of Fig. 8 and col. 13, II. 10-17);

Art Unit: 2181

routing the search instruction (e.g. SA = STA) undecoded to a data string manipulation circuit (Fig. 8, ref. 200), independent of the first execution circuit (general execution circuit) (execution circuit 130 of Fig. 8), capable of performing string manipulation instructions, without intervention by the first execution circuit (Fig. 9; Fig. 14; col. 22, I. 31 to col. 23, I. 52 and col. 25, I. 61 to col. 26, I. 8), wherein the received STA is directly transferred to BTB through the corresponding MUX (Fig. 14, ref. 425, 450) without the intervention of a decoder unit (Fig. 8, ref. 120) or the execution circuit (Fig. 8, ref. 130), therefore undecoded, and wherein the BTB receives and manipulates the STA in order to properly implementing the searching;

routing the starting address (SA comprising the SET starting address) for the search operation from the data string manipulation circuit to a cache memory array (Fig. 9, ref. 200, 210);

searching a cache line (cache block comprising 212, 214, 216, 218 of Fig. 9) in the cache memory for data that matches the data string (TAG) by comparing (utilizing comparators 244-1 to 244-4 and 226-1 to 226-4 of Fig. 9) the data string (TAG) with data stored in the cache memory array (Fig. 8-9, ref. 200), wherein said cache line comprises more bytes than the data string (col. 13, I. 41 to col. 14, I. 65), wherein the cache block (cache line) comprises four blocks of data and the comparators attempts to match one of the four blocks to the data string; and

routing an address (predicted target address (TA) and predicted instruction address (PA)) of cached data matching the data string (TAG) to the data string manipulation circuit (fetcher 400 of Fig. 8) (Fig. 8).

Art Unit: 2181

Hsu does not teach the method of performing the cache search operation within the digital processing system, searching the string of data for the match with the data string, the method comprising:

wherein the instruction can be performed out of an original order ...; comparing portions of the data string ...; generating a match signal for ...; identify a plurality of match signals ...; and

wherein the routing the address of cached data matching the data string is performed after any instruction are performed that modified data within the address.

Simcoe teaches a system and a method comprising:

a plurality of comparators (Fig. 2, ref. 24.1, 24.2) comparing portions (e.g. portions such as "SI," "MP," "SO," and "N -" of Fig. 7) of a sequential data (e.g. "SIMPSON") with consecutive portions of the data (e.g. data such as "SI," "MP," "SO," and "NX" of Fig. 7) stored in a cache memory array (Fig. 2, ref. 22.1, 22.2) (Abstract, col. 5, I. 57 to col. 6, I. 29 and col. 9, II. 11-39);

generating a match signal for each corresponding matching portions by setting a match till now bit to "1" (Fig. 7); and

the combined matching signals indicate sequential portions of the data (e.g. "SI," "MP," "SO," and "NX" of Fig. 7) stored in the cache memory array combined matches the data string (e.g. "SIMPSON") (Abstract, col. 5, I. 57 to col. 6, I. 29 and col. 9, II. 11-39).

Art Unit: 2181

It would have been obvious to one of ordinary skill in this art, at the time of invention was made to include <u>Simcoe</u>'s matching of the sequential data with consecutive data stored in the cache memory array into <u>Hsu</u>'s cache search operation for the benefit of searching for data with variable length in the cache memory (<u>Simcoe</u>, Abstract and col. 1, II. 54-57). The resulting combination of the references further teaches the method of performing the cache search operation within the digital processing system, searching the string of data for the match with the data string, the method comprising:

the plurality of comparators comparing to match portions of the sequential data with the data stored in the cache memory array;

generating the match signal for each corresponding matching portions; and the combined matching signals are utilized to identify that the sequential portions of the data stored in the cache memory array match the sequential data.

Kyker teaches a system and a method comprising:

instructions can be performed out of an original order as part of a predicted branch that has not yet been taken (col. 2, II. 30-65); and

routing the address of cached data matching the data string is performed after any instruction are performed that modified data within the address (col. 2, II. 30-65), wherein the routing is performed after data modification as the address (e.g. data) need to be translated (e.g. modified) from linear to physical.

Application/Control Number: 10/724,534 Page 7

Art Unit: 2181

It would have been obvious for one of ordinary skill in this art, at the time of invention was made to include Kyker's out of order instruction performance and address translation into Hsu and Simcoe's cache search operation for the benefit of implementing a more parallelism in instruction processing, therefore having larger number of instructions in the instruction pipeline (Kyker, col. 2, II. 34-36) to obtain the invention as specified in claims 1 and 12.

- 6. As per claim 2, <u>Hsu</u>, <u>Simcoe</u> and <u>Kyker</u> teach all the limitations of claim 1 as discussed above, where <u>Hsu</u> further teaches the method additionally comprising routing the data string (e.g. SA comprising TAG) from the data string manipulation circuit (<u>Hsu</u>, Fig. 8, ref. 400) to the cache memory array (Hsu, Fig. 8-9, ref 200).
- As per claims 3 and 13, <u>Hsu</u>, <u>Simcoe</u> and <u>Kyker</u> teach all the limitations of claims 2 and 12 as discussed above, where <u>Hsu</u> further teaches the method additionally comprising aligning the data string with the data stored, by utilizing an offset (e.g. OFFSET) of the start address, in the cache memory array prior to said act of comparing (<u>Hsu</u>, Fig. 9 and col. 13, I. 42 to col. 14, I. 65), wherein the TAG is aligned utilizing OFFSET.
- 8. As per claims 4 and 16, <u>Hsu</u>, <u>Simcoe</u> and <u>Kyker</u> teach all the limitations of claims 1 and 12 as discussed above, where both further teach the method comprising wherein said acts of identifying a plurality of matches signals (<u>Simcoe</u>, match till now logic 40 of

Application/Control Number: 10/724,534 Page 8

Art Unit: 2181

Fig. 2) and routing an address of cached data is performed by a decoder (<u>Hsu</u>, priority decoders 232, 234 of Fig. 9) (<u>Hsu</u>, col. 14, l. 57 to col. 15, l. 57 and <u>Simcoe</u>, Abstract, col. 5, l. 57 to col. 6, l. 29 and col. 9, ll. 11-39).

- 9. As per claims 8 and 18, <u>Hsu</u>, <u>Simcoe</u> and <u>Kyker</u> teach all the limitations of claims 1 and 12 as discussed above, where <u>Hsu</u> further teaches the method comprising wherein said act of comparing is performed by a plurality of comparators (<u>Hsu</u>, Fig. 9, ref. 244-1 to 244-4 and 226-1 to 226-4) (<u>Hsu</u>, col. 14, II. 23-65).
- 10. As per claims 9 and 19, <u>Hsu</u>, <u>Simcoe</u> and <u>Kyker</u> teach all the limitations of claims 1, 12, 31 and 40 as discussed above, where both further teach the method comprising wherein the number of plurality of comparators is equal to the number of bytes in a cache line of the cache memory array (<u>Hsu</u>, Fig. 9 and <u>Simcoe</u> Fig. 2, ref. 16.1, 16.2, 22.1, 22.2, 24.1, 24.2).
- 11. As per claims 11 and 20, <u>Hsu</u>, <u>Simcoe</u> and <u>Kyker</u> teach all the limitations of claims 1 and 12 as discussed above, where <u>Hsu</u> further teaches the method comprising wherein said act of comparing is performed in one single clock cycle (<u>Hsu</u>, col. 2, II. 1-21), as each stage of a pipeline requires one cycle to perform, such as fetching one instruction per cycle.

Art Unit: 2181

- 12. As per claim 14, <u>Hsu</u>, <u>Simcoe</u> and <u>Kyker</u> teach all the limitations of claim 12 as discussed above, where <u>Hsu</u> further teaches the method comprising wherein the data string manipulation circuit comprises a bus interface unit (<u>Hsu</u>, control logic 435 of Fig. 14), wherein the control logic interfaces between the received interrupt comprising STA and what is actually sent to the BTB.
- 13. As per claim 15, <u>Hsu</u>, <u>Simcoe</u> and <u>Kyker</u> teach all the limitations of claim 12 as discussed above, where <u>Hsu</u> further teaches the method comprising wherein the data string manipulation circuit comprises a memory controller (<u>Hsu</u>, control logic 435 of Fig. 14), wherein the control logic controls the MUX (<u>Hsu</u>, Fig. 14, ref. 425, 420), therefore controlling what is inputted and stored into the memory comprising the SA register (<u>Hsu</u>, Fig. 14, ref. 410) and the FA register (<u>Hsu</u>, Fig. 14, ref. 405).
- 14. As per claim 31, <u>Hsu</u> teaches a processor comprising:

a data memory (Fig. 9, ref. 210) comprising a plurality of cache lines (Fig. 9, ref. 212, 214, 216, 218, wherein the plurality of cache blocks (cache line) comprises of four blocks of data), each cache line comprising a plurality of bytes of data (col. 13, II. 41-65);

an instruction fetch circuit (fetcher 400 of Fig. 8);

a first instruction processing circuit (execution unit 130 of Fig. 8) coupled to the instruction fetch circuit (Fig. 8 ,ref. 400) and configured to perform arithmetic and logic instruction received from the instruction fetch circuit (col. 11, I. 40 to col. 12, I. 10);

Art Unit: 2181

a second instruction processing circuit (BTB 200 of Fig. 8-9) coupled to the instruction fetch circuit (Fig. 8, ref. 400) and configured to perform data string operation, the second instruction processing circuit being further configured to receive a data string (e.g. TAG) and an instruction to perform a search operation beginning at a starting source or destination address (e.g. SET) of the data memory, the second instruction processing circuit further comprising a plurality of inputs coupled to the data memory such that each input is coupled to receive one of the plurality of bytes of data of the cache line (col. 13, II. 41-65 and col. 16, II. 55-61), wherein upon receiving the search address (SA) the BTB inherently perform the search operation searching the plurality of cache blocks for data matching to the data string (col. 13, II. 11-16 and col. 13, I. 42 to col. 14, I. 65).

Hsu does not teach the processor comprising:

wherein the processing circuit can process arithmetic and logic instructions out of an original program order ...;

data string instructions are issued after completion of arithmetic and logic instructions that modified data in associated source or destination address blocks of the data memory;

each input is coupled to receive a different one of the plurality of data;

a plurality of comparators ... compare the byte of data of the cache line ... each comparator further configured to generate a match signal ... comprises a plurality of outputs; and

Art Unit: 2181

a decoder circuit coupled to the plurality of outputs to receive match signals ... to identify sequential portions ... matched the data string.

Simcoe teaches a system and a method comprising:

a plurality of comparators (Fig. 2, ref. 24.1, 24.2) comparing a different one of the plurality of bytes of data (Fig. 2, ref. 16.1, 16.2, 22.1, 22.2), wherein the data are stored in the respective memories (Fig. 2, ref. 22.1, 22.2) (Fig. 7 and col. 5, II. 57-64);

each comparator coupled to a respective one of the plurality of inputs and configured to compare the byte of data from the respective input with a portion of (e.g. portions such as "SI," "MP," "SO," and "N -" of Fig. 7) of a sequential data (e.g. "SIMPSON"), each comparator further configured to generate a match signal when the byte of data matches the compared portion of the sequential data, the plurality of comparators further comprises a plurality of outputs (Fig. 7; Abstract; col. 5, I. 57 to col. 6, I. 29 and col. 9, II. 11-39); and

a match till now logic (Fig. 2, ref. 40) coupled to the plurality of outputs to receive match signals from the plurality of comparators configured to identify portion of the sequential data that, when combined, matched the data string (Fig. 7; Abstract; col. 5, I. 57 to col. 6, I. 29 and col. 9, II. 11-39).

It would have been obvious to one of ordinary skill in this art, at the time of invention was made to include <u>Simcoe</u>'s matching of the sequential data with data stored in the memory and match till now logic into <u>Hsu</u>'s processor for the benefit of

Art Unit: 2181

searching for data with variable length in the cache memory (<u>Simcoe</u>, Abstract and col. 1, II. 54-57) to obtain the invention as specified in claim 31.

Kyker teaches a system and a method comprising:

processing circuit can process arithmetic and logic instructions out of an original program order as part of a predicted branch that has not yet been taken (col. 2, II. 30-65); and

data string instructions are issued after completion of arithmetic and logic instructions that modify data in associated source or destination address blocks of the data memory (col. 2, II. 30-65), wherein the issuing is performed after data modification as the address need to be translated from linear to physical.

It would have been obvious for one of ordinary skill in this art, at the time of invention was made to include <u>Kyker</u>'s out of order instruction processing and address translation into <u>Hsu</u> and <u>Simcoe</u>'s processor for the benefit of implementing a more parallelism in instruction processing, therefore having larger number of instructions in the instruction pipeline (<u>Kyker</u>, col. 2, II. 34-36) to obtain the invention as specified in claim 31.

15. Claim 33 repeats the limitations of claims 9 and 19 and is therefore rejected accordingly.

Application/Control Number: 10/724,534 Page 13

Art Unit: 2181

16. As per claim 37, <u>Hsu</u>, <u>Simcoe</u> and <u>Kyker</u> teach all the limitations of claim 31 as discussed above, where <u>Hsu</u> further teaches the processor comprising wherein the entire cache line is compared to the data string in one bus cycle (<u>Hsu</u>, Fig. 9 and col. 2, II. 1-21), wherein the entire catch block (cache line) is compared in parallel and one instruction is fetched per cycle.

- 17. As per claim 39, <u>Hsu</u>, <u>Simcoe</u> and <u>Kyker</u> teach all the limitations of claim 31 as discussed above, where <u>Hsu</u> further teaches the processor comprising wherein the second instruction processing circuit (<u>Hsu</u>, Fig. 9, ref 200) further comprises a memory controller (<u>Hsu</u>, output selection circuit 270 of Fig. 9) (<u>Hsu</u>, col. 15, I. 59 to col. 16, I. 10), wherein the output selection circuit controls what is outputted from the BEB data RAM.
- 18. As per claim 40, <u>Hsu</u> teaches a cache memory circuit comprising:

a cache data memory means for holding at least one cache line comprising a plurality of bytes of data (Fig. 9, ref. 210, 212, 214, 216, 218 and col. 13, II. 42-65), wherein the cache block (cache line) comprises of four blocks of data; and

means for searching (Fig. 8, ref. 200) the at least one cache line, wherein said means for searching is coupled to said cache data memory means and said data source means, and wherein said means for searching receives a starting address (e.g. SET) for a search operating of the at least one cache line (cache block) and aligns the data value with an offset (e.g. OFFSET) of the starting address to search the at least one cache line in one clock cycle for data that matches the data value (Fig. 8-9; col. 2, ll. 1-21 and

Art Unit: 2181

col. 13, l. 42 to col. 14, l. 65), wherein each stage of a pipeline performs in one cycle, such as fetching one instruction per cycle;

means for performing arithmetic and logic operation (execution unit 130 of Fig. 8); and

means for receiving a series of instructions (fetcher 400 of Fig. 8), wherein said means for receiving is coupled to both said means for searching (Fig. 8, ref. 200) and said means for performing (Fig. 8, ref. 130), and means for receiving being further configured to forward a first instruction (e.g. interrupt comprising the STA (program start address)) associated with the searching operation to said means for searching and to forward second instructions (e.g. interrupt forwarded to the decoder unit (Fig. 8, ref. 120) then to the execution unit (Fig. 8, ref. 130) associated with the arithmetic and logic operations to said means for performing (Fig. 8-9; Fig. 14; col. 22, I. 31 to col. 23, I. 52 and col. 25, I. 61 to col. 26, I. 8).

Hsu does not teach the cache memory circuit comprising:
searching multiple portions of the at least one cache line ...;
mean for detecting a string of matches ...;
including out of an original program order ...; and
wherein second instructions ... performed before first instructions

Simcoe teaches a system and a method comprising:

a plurality of comparators (Fig. 2, ref. 24.1, 24.2) able to search multiple portions of a memory (e.g. portions such as "SI," "MP," "SO," and "NX" of Fig. 7) for matches

Art Unit: 2181

with a compared portions (e.g. portions such as "SI," "MP," "SO," and "N -" of Fig. 7) of a sequential data (e.g. "SIMPSON"), therefore implementing the detection of a string of matches between the multiple portions of the memory (Fig. 2, ref. 22.1, 22.2) and compared portion of the sequential data (Fig. 7; Abstract; col. 5, I. 57 to col. 6, I. 29 and col. 9, II. 11-39).

It would have been obvious to one of ordinary skill in this art, at the time of invention was made to include <u>Simcoe</u>'s matching of the sequential data with data stored in the memory into <u>Hsu</u>'s cache memory circuit for the benefit of searching for data with variable length in the cache memory (<u>Simcoe</u>, Abstract and col. 1, II. 54-57) to obtain the invention as specified in claim 40.

Kyker teaches a system and a method comprising:

out of an original program order as part of a predicted branch that has not yet been taken (col. 2, II. 30-65); and

second instructions that modify data associated with the data value are performed before first instructions associated with the data value (col. 2, II. 30-65), as the address translation from linear to physical (e.g. modification of data associated with second instruction) need to be performed before searching for data (e.g. first instruction).

It would have been obvious for one of ordinary skill in this art, at the time of invention was made to include <u>Kyker</u>'s out of an original program order performance and address translation into Hsu and Simcoe's cache memory circuit for the benefit of

Art Unit: 2181

implementing a more parallelism in instruction processing, therefore having larger number of instructions in the instruction pipeline (<u>Kyker</u>, col. 2, II. 34-36) to obtain the invention as specified in claim 40.

- 19. As per claim 43, <u>Hsu</u>, <u>Simcoe</u> and <u>Kyker</u> teach all the limitations of claim 40 as discussed above, where <u>Hsu</u> further teaches the cache memory circuit comprising wherein the means for searching comprises a plurality of comparators (<u>Hsu</u>, Fig. 9, ref. 244-1 to 244-4 and 226-1 to 226-4).
- 20. Claim 44 repeats the limitations of claims 9 and 19 and is therefore rejected accordingly.
- 21. As per claims 50, <u>Hsu</u>, <u>Simcoe</u> and <u>Kyker</u> teach all the limitations of claim 1 as discussed above, where <u>Hsu</u> further teaches the method comprising wherein the comparing the portions of the data string comprises comparing an entire cache line in a single cycle (<u>Hsu</u>, col. 2, II. 1-21).
- 22. As per claims 51, <u>Hsu</u>, <u>Simcoe</u> and <u>Kyker</u> teach all the limitations of claim 40 as discussed above, where <u>Hsu</u> further teaches the cache memory circuit comprising wherein the means for searching searches an entire one of the at least one cache line in one clock cycle for data that matches compared portions of the data value (<u>Hsu</u>, col. 2, II. 1-21).

Application/Control Number: 10/724,534 Page 17

Art Unit: 2181

23. Claims 5-6 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hsu et al. (US Patent 5,948,100), Simcoe (US Patent 6,000,008) and Kyker et al. (US Patent 6,594,734) as applied to claim 1, and further in view of Sachs et al. (US Patent 4,860,192).

Hsu, Simcoe and Kyker teach all the limitations of claim 1 as discussed above.

Hsu, Simcoe and Kyker does not expressly teach the method comprising:

wherein the data string comprises a word;

wherein the data string comprises a doubleword; and

wherein the data string comprises a quadword.

Sachs teaches a cache system and method

wherein the cache memory stores a singleword per addressable line of cache storage (column 7, lines 1-5);

wherein the cache memory stores a doubleword per addressable line of cache storage (column 7, lines 1-5); and

wherein the cache memory stores a quadword per addressable line of cache storage (column 2, lines 26-34).

It would have been obvious to one of ordinary skill in this art, at the time of invention was made to include <u>Sachs</u>'s singleword, doubleword and quadword into <u>Hsu</u>, <u>Simcoe</u> and <u>Kyker</u>'s data string the benefit of enabling searching of words of multiple length, as <u>Hsu</u>, <u>Simcoe</u> and <u>Kyker</u>'s cache block comprises the maximum length of 16

Art Unit: 2181

bytes, enabling the storing up to a quadword to obtain the invention as specified in claim 5-6.

24. Claims 10, 17 and 42 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hsu et al. (US Patent 5,948,100), Simcoe (US Patent 6,000,008) and Kyker et al. (US Patent 6,594,734) as applied to claims 1, 12 and 40, and further in view of Tran et al. (US Patent 5,764,946).

Hsu, Simcoe and Kyker teach all the limitations of claims 1, 12 and 40 as discussed above.

Hsu, Simcoe and Kyker does not teach the method wherein said act of comparing is performed with a plurality of subtractors.

<u>Tran</u> teaches a system and a method for predicting an instruction fetch within an Instruction cache comprising:

wherein said act of fetching address is performed with a plurality of subtractors (col. 37, II. 7-20 and col. 38, II. 24-33).

It would have been obvious to one of ordinary skill in this art, at the time of invention was made to include <u>Tran</u>'s subtractor into <u>Hsu</u>, <u>Simcoe</u> and <u>Kyker</u>'s act for comparing for the benefit of proper calculation of the address (<u>Tran</u>, col. 38, II. 24-33) to obtain the invention as specified in claims 10, 17 and 42.

25. Claim 38 is rejected under 35 U.S.C. 103(a) as being unpatentable over <u>Hsu et al.</u> (US Patent 5,948,100), <u>Simcoe</u> (US Patent 6,000,008) and <u>Kyker et al.</u> (US Patent

Art Unit: 2181

6,594,734) as applied to claim 31, and further in view of <u>Hicks et al.</u> (US Patent 6,085,291).

Hsu, Simcoe and Kyker teach all the limitations of claim 31 as discussed above.

Hsu, Simcoe and Kyker does not expressly teach the processor wherein the data memory comprises a Level 1 cache.

Hicks teaches a computer system comprising:

a processor (Fig. 1, ref. 106, 108, 110) comprising of an associated L1 cache (Fig. 1 ref. 112, 114, 116); and

a memory controller (Fig. 1, ref 104), wherein the memory controller is an off-chip memory controller, external to the processor.

It would have been obvious to one of ordinary skill in this art, at the time of invention was made to include <u>Hicks</u>'s L1 cache and memory controller into <u>Hsu</u>, <u>Simcoe</u> and <u>Kyker</u>'s processor's cache block because it is well known to one skilled in the art that cache memory of the processor comprises L1 cache, because the processing speed of the L1 cache is comparable to the speed of the processor, therefore enable for the processor to obtain data stored in the L1 cache much faster, in comparison to a cache memory located exterior to the processor; and further more, it is well known to one skilled in the art for the memory controller to be associated with the processor, wherein the memory controller is utilized to control the system memory of the computer system to obtain the invention as specified in claim 38.

Art Unit: 2181

IV. CLOSING COMMENTS

Conclusion

a. STATUS OF CLAIMS IN THE APPLICATION

The following is a summary of the treatment and status of all claims in the application as recommended by M.P.E.P. 707.07(i):

a(1) CLAIMS REJECTED IN THE APPLICATION

Per the instant office action, applicant's amendment necessitated the new grounds of rejection for claims 1-6, 8-20, 31, 33, 37-40, 42-44 and 50-51 presented in this Office action. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Art Unit: 2181

b. <u>DIRECTION OF FUTURE CORRESPONDENCES</u>

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Chun-Kuan (Mike) Lee whose telephone number is (571) 272-0671. The examiner can normally be reached on 8AM to 5PM.

IMPORTANT NOTE

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Alford Kindred can be reached on (571) 272-4037. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

September 21, 2007

Chun-Kuan (Mike) Lee

Examiner

Art Unit 2181

ALFORD KINDRED
PRIMARY EXAMINER